Abstract-A wide-band and low-noise stereo deltasigma (ΔΣ) digital-to-analog converter (DAC) for audio applications is proposed. A multi-bit quantizer with data-weighted averaging is used to reduce quantization noise and a half-band finite impulse response filter is designed to increase the speed of the ΔΣ modulator. A direct-charge-transfer switchedcapacitor DAC and a track-and-hold circuit with a deglitch timing are used to improve the operating speed and the linearity of the audio DAC. The chip is fabricated with a 0.13-μm CMOS process, which uses the supply voltages of 1.2 V for the digital domain and 3.3 V for the analog domain. The experimental results show that our audio DAC achieves 40-kHz bandwidth, 103-dB A-weighted signal-to-noise ratio, and -85-dB total harmonic distortion and noise.
I. INTRODUCTION
Recently, as the market for artificial intelligent speakers has expanded and become popular, high-quality audio coder-decoder (CODEC) is required. The deltasigma (ΔΣ) digital-to-analog converter (DAC), one of the key components of the CODEC, is essential for generating high-performance audio signals with a signalto-noise ratio (SNR) over 100 dB [1] [2] [3] . An anti-aliasing filter (AAF) is needed to reduce out-of-band noise (OBN). A low-sampling rate requires a high-order steep filter. However, making the roll-off very steep can cause phase shift or resonant peaks. Sampling at higher frequencies allows the AAF to be implemented above the audible frequency range, thus alleviating filter design conditions. In other words, 96 kHz or 192 kHz sampling frequency is used for better sound quality [4, 5] .
An audio ΔΣ DAC is composed of a digital front-end (DFE) and an analog output stage. The DFE consists of a frequency interpolation filter and a ΔΣ modulator. The digital input signal is up-sampled with an oversampling ratio (OSR) in the interpolation filter. And the ΔΣ modulator suppresses the quantization noise by noiseshaping. Multi-level modulation reduces the quantization noise more than 1-bit modulation [3, 6] . But it requires a dynamic element matching (DEM) such as data-weighted averaging (DWA) to suppress the nonlinearities caused by the mismatch among elements [7, 8] . Increasing the OSR also helps to achieve high SNR by spreading the quantization noise over a wider frequency band. However, this requires faster, more power-intensive digital processing which is costly.
The analog output stage consists of an internal DAC and a reconstruction low-pass filter (LPF). It produces an analog audible signal and filters OBN. There are two ways to implement: a current-steering [2, 3] and a switched-capacitor (SC) [9, 10] . The current-steering type has the advantages of low-power consumption and small area, but it is very sensitive to clock jitter. To achieve low-power consumption as well as the clock jitter insensitivity, a direct-charge-transfer SC DAC (DCT-SC DAC) [11, 12] is presented. However, if the output of the SC DAC is in non-return-to-zero (NRZ) format, whose output is not reset periodically, intersymbol interference (ISI) issues can occur. The ISI is caused by dynamic error sources such as incomplete output settling and remained charge at parasitic capacitances [6] . The internal DAC of return-to-zero (RZ) formatted output is less sensitive to the ISI, but there is another problem of reduced signal power and increased harmonic distortion when the output is applied directly to the LPF.
In this paper, we propose a 40-kHz bandwidth and 103-dB SNR audio DAC fabricated in the 0.13-μm CMOS process. To achieve these performances, a 64´ interpolation filter and a 5 th -order ΔΣ modulator with a 5-bit quantizer using a digital half-band finite impulse response (FIR) filter is designed in the DFE. The DCT-SC DAC with the optimal bias current analysis of the opamp enhances the operating speed. Also, the internal DAC with RZ-formatted output reduces the ISI. A trackand-hold (T/H) circuit with deglitch timing [13] also improves the signal power and the linearity.
The rest of this paper is organized as follows: Section II shows the architecture of our audio ΔΣ DAC system. In section III, proposed circuit and analysis are described. Section IV and V show the experimental results and conclusion. Fig. 1 shows the block diagram of the proposed audio ΔΣ DAC which consists of the DFE and the analog output stage. In the DFE, the frequency of the 20-bit input signal is increased by the interpolation filter as inserting zero samples between the input data [16] . Then the digital FIR filter removes the aliases and smoothens the zero-padded data. The sampled input signal at 96 kHz is up-sampled by a factor of OSR which is 64 with 2 stages of cascaded FIR filters and a sample-and-hold register.
II. ARCHITECTURE
The in-band noise is suppressed by the oversampling and noise-shaping principle of the digital ΔΣ modulator. To expand the input signal bandwidth up to the 40 kHz, the sampling rate of the ΔΣ modulator f s is set to 96 kHz. The operating clock of the ΔΣ modulator f clk is 6.144 MHz with the OSR of 64. A 5-bit quantizer is used in our ΔΣ modulator to reduce the quantization noise, suppress the idle tones, and improve the stability of the ΔΣ modulation loop. The mismatch among the quantizers is averaged by DWA technique [7, 8] , which scrambles the 30-bit output codes of the thermometer decoder.
The internal DAC converts the decoded and shuffled 30-bit digital thermometer codes into a continuousamplitude signal. The DCT-SC DAC has advantages such as less sensitivity to clock jitter noise and element mismatches compared to the current-steering DAC [11, 12] . The output of the internal DAC is RZ format that is robust to the ISI [6] . As shown in Fig. 2(a) inputs due to the incomplete settling or memory effects. However, the RZ format output guarantees the same outputs for the same inputs by placing reset intervals on each input samples as shown in Fig. 2(b) . It only causes a gain error, which can be easily corrected later.
The output of the internal DAC is sampled and applied to the reconstruction filter. The reconstruction filter is typically implemented as LPF. This can be implemented as off-chip [12, 13] or on-chip [10, 14] . If the continuous-time LPF is followed by the discrete-time SC internal DAC, the signal power is reduced by the periodic output reset of the internal DAC. This problem does not occur when the internal DAC is implemented by a continuous-time current-adjustment internal DAC. To overcome this problem without losing the SC circuit advantages such as good ISI and device matching characteristics, we added a T/H circuit with deglitch timing between the internal DAC and the reconstruction LPF [15] . A Sallen-Key type filter realizes a 2 nd -order LPF to suppress OBN over 40 kHz. The reduced quantization noise of the 5-bit quantizer and 64 OSR relaxes the LPF specifications. Two identical singleended 2 nd -order Sallen-Key filters are designed in each channel that can drive a 20-k Ω and 5-pF off-chip load. Fig. 3(a) shows the frequency interpolation process of the 20-bit digital input signal which is sampled at f s of 96 kHz. The interpolation filter consists of 2 stages of cascaded half-band FIR filters [17] and a sample-andhold register. First, zeros are inserted between adjacent digital data of the input signal to generate a twice sampling frequency signal. As shown in Fig. 3(b) , the generated signal is smoothened by the half-band FIR filter that removes imaginary components. Table 1 shows the specifications of the 1 st and 2 nd half-band FIR filters that are identical. The order of the half-band FIR filter is 144, but the calculation is performed 72 times using 36 coefficients. The quadruple sampling frequency signal after two stages of cascaded half-band FIR filters is applied to the sample-and-hold register at a 16 times upsampling rate. The final oversampled output data is then generated at a frequency of 64f s , which is 6.144 MHz. 
III. CIRCUIT IMPLEMENTATION 1. Digital Front-end
In our design, the sampling rate of the DCT-SC DAC is 6.144 MHz, which is multiplied by the OSR of 64 at the Nyquist sampling frequency of 96 kHz. The unit capacitance is 628 fF for both C s and C f , so that their ratio becomes consistent against process variations. The total sampling capacitance is 18.8 pF provided by 30 unit capacitors, and the C f is 22.6 pF. V REFN is actually ground level and V REFP is 3.3 V that is the same as the analog supply voltage, and the differential output swing is 3.0 V pp . Fig. 6(a) depicts the differential folded-cascode operational transconductance amplifier (OTA) used in the internal DAC. The bias current I D of the OTA should be large enough to diminish the total harmonic distortion (THD) but should be small to minimize the overall chip power dissipation. Although the DCT-SC DAC is a power-efficient structure, we have further optimized the current consumption of the OTA. Fig. 6(b) shows the output settling time of the OTA that consists of slew region and linear settling region. The required bias current for the slew region is determined by load capacitance C L, slewing voltage V slew , and slewing time t slew as follows:
The required bias current for the linear settling region is determined by load capacitance C L , return factor b , target effective resolution B, total settling time t set , and g m /I D ratio R as follows:
From (3) and (4) t slew is calculated as follows:
The optimal bias current I D of the OTA is then computed by substituting t slew into either (2) 
or (3).
The image components produced by the internal DAC are removed, and the audio output signal is generated by the 2 nd -order Sallen-Key filter as shown in Fig. 7(a) . The sampling capacitor C s is 6 pF to suppress the kT/C noise and the 3-dB bandwidth is 400 kHz to pass the input signal frequency up to 40 kHz. The filter is designed with a drivability of 20-k Ω and 5-pF load and a differential output swing of 3.0 V pp . The quality factor is designed to be 0.5 considering little signal droop. Since the internal DAC is an RZ type whose output is reset at 1 Φ , applying the output of the internal DAC directly to the LPF diminishes the signal power by 6 dB since it averages both the meaningful input signal and reset values. To overcome this problem, the T/H circuit is inserted between the internal DAC and the LPF. As shown in Fig. 7(b) , the output signal is improved by 6 dB when the T/H circuit is used compared to the case when the T/H circuit is not used. There is another factor that degrades the linearity performance of the audio DAC. If 2 Φ is used for the T/H sampling switch, output glitches occur because the reconstruction filter tracks the incompletely settled input signal as shown in Fig. 7 that the output of the internal DAC is not reset. The T/H circuit is designed to be either activated or bypassed to verify the validity of the circuit and the deglitch timing. Fig. 8 is a die micrograph fabricated in 0.13-μm CMOS process, and the chip has two identical channels for stereo audio signal processing with the active area of 2,230 μm ´ 1,600 μm. The DFE is synthesized into a single block for two channels. Fig. 9 is a test PCB board with the fabricated chip in the center. Fig. 10 and 11 shows the measurement setup. Digital input signals are applied to our audio DAC chip with the inter-IC sound (I 2 S) format. The analog output signals are connected to the audio analyzer through stereo balanced connectors. The measured in-band spectrum with -12-dBFS input signal is shown in Fig. 12 . The fast Fourier transform (FFT) is performed with 16,384 points. The black-colored graph indicates the FFT spectrum of the proposed audio DAC using T/H circuit and deglitch timing. The gray-colored graph is the FFT spectrum when the output signal of the internal DAC is directly connected to the LPF bypassing the T/H circuit. Thanks to the T/H circuit and the deglitch timing, the signal power is increased from -18 dBV to -12 dBV and the THD+N is reduced from -69.7 dB to -84.9 dB. Fig.  13 shows the measured THD+N performance when the input signal power is swept from -100 to 0 dBFS. Fig.  14 show that the output signal amplitude varies within ± 0.6 dB as the input frequency changes from 20 to 45 kHz at the 96-kHz sampling rate. The proposed audio DAC achieves 103-dB A-weighted SNR at a 1-kHz input and consumes 41.4 mW per channel. Table 2 summarizes the performance and compares with other stereo audio DACs that are fabricated in 0.13-μm CMOS process. The figure of merit (FOM) of the audio DAC is defined as FOM SNR =SNR·BW/Power [18] .
IV. EXPERIMENTAL RESULTS
The total power consumption of our chip is larger than other studies in Table 2 , but it is caused by the 2x higher bandwidth as you can see the FOM SNR is better than [10] . The higher FOM SNR of [14] is due to its low supply voltage which results in the smaller output swing than ours.
V. CONCLUSIONS
A wide-band and low-noise stereo ΔΣ DAC for audio application is proposed. To increase the input bandwidth, a half-band FIR filter is designed in the ΔΣ modulator. 
